High signal-to-noise ratio (SNR) image sensors are required in various areas; information equipment including smartphone, industrial measurement, medical, in-vehicle equipment, security, etc. To achieve a high SNR performance, some approaches, such as electron multiplication 1)~3) , using column amplifier 4)5) or ADC 6) , and increasing conversion gain (CG) at floating diffusion 
performed yet.
In this paper, an analysis methodology of C FD using the developed test element group (TEG) is described at first. Then, a C FD reduction technology is proposed.
Finally, the measurement results of fabricated image sensor chip are demonstrated.
Extraction of CFD Components

The components of C FD
C FD has a following relationship with CG:
where, q is the elementary charge. According to (1) , reducing C FD is required in increasing CG. Here, the components of C FD are categorized and analyzed.
C FD consists of the p-n junction capacitance, gate overlap capacitance, and metal capacitance. The p-n junction capacitance depends on the depletion layer width and the area of p-n junction. The gate overlap capacitance consists of the direct overlap capacitance and the fringe capacitance, internal and external fringe capacitances 25) . The internal fringe capacitance disappears when the inversion layer is formed because the channel shields every electrical connection between gate and source-drain 25) . The metal capacitance is a parasitic capacitance of metal which is determined by the pixel layout. Fig.1 shows an example of general pixel layout without multi-pixel sharing structure and its cross-sectional views. Table 1 summarizes the detailed components of C FD per unit pixel in sensor. As shown in Fig.1 , this pixel has a buried channel source follower (SF) and a channel stop. The FD is formed between transfer gate, TG, and reset gate, RG.
Extraction of C FD Components
In order to extract all of the components of C FD listed in Fig.1 , three types of TEG, which have different area and length, were developed. Fig.2 shows the conceptual diagrams of TEG used for extracting the components of C FD in this work. Type C has two varieties; transistors in type C are formed as RG or SF. Table 2 Measurement methods using the developed TEG are specified in Fig.3 . Measuring C-V characteristic of types A and B as shown in Fig.3 (a) , and using each capacitance values with information about the area and boundary length of diffusion layer listed in Table 2 , we where, C A and C B are the capacitance values given by C-V characteristics of types A and B in Fig.3 (a) , respectively.
Additionally, measuring C-V characteristic of type C as shown in Fig.3 where, C C1 , C C2 and C C3 are the capacitances given by C-V characteristics measured by type C in Fig.3 Normalizing all of these capacitances to the real size of the FD or pixel SF in the image sensor, we can get the p-n junction capacitance or gate overlap capacitance per unit pixel listed in Table 1 .
Extraction results
Measurement results of C-V characteristics obtained by the each method indicated in Fig.3 are shown in shallowly to suppress the effect of internal fringe capacitance is effective. 
Reduction of CFD components
Fabricated chip and measured results
We designed and fabricated a image sensor chip with the device structure reflecting the proposed reducing method. Fig.9 , the p-n junction capacitance and gate overlap capacitance decreased. We also confirmed that the FD was formed at shallow region with low concentration and its depletion layer extended widely from the simulation results of cross-sectional view under the condition of omitted implantation process of LDD and non-channel stop with low dose and low n + implantation energy in Fig.10 (e) and (f).
To further reduce C FD , it would be appropriate to make the sidewall length as large as possible without disturbing charge transfer or exceeding the acceptable value of dark current. Because the implantation area becomes small and the distance between the n + diffusion layer and the gate becomes large, the p-n junction capacitance and the gate overlap capacitance are reduced. Regarding the dark current, the contact metal should be surrounded by the neutral region of the diffusion layer, the distance between them should not be too close. Forming the contact width as small as possible, the contact is separated from the depletion layer edge, and it leads to suppress the impact of dark current. Fig.7 . with the average number of electrons, (a) ~3e -, (b) ~10e -, (c) 30e -. The input referred noise of this sensor is 0.46e -rms 28) .
Combining the proposed low C FD and high CG pixel with lateral overflow integration capacitor (LOFIC) technology 29)30) , we can achieve both almost photoncountable sensitivity and high FWC with a single exposure.
Conclusions
The 
